(d)
 discrete inputs The discrete input circuit is designed for an optional signal of both "GND/OPEN" or "OPEN/28V" polarities. (Ref. Fig. 011) The block diagram shows the basic configuration :

 -
the discrete input signals of sections 1 and 3 are implemented on one hybrid component (4 discrete inputs)

 -
the discrete input signals of sections 2 and 4 are implemented on one hybrid component (4 discrete inputs)

 -for every input channel, the hybrid component contains passive
 low pass filter, a bus driver and a test signal driver. the discrete inputs are filtered by a low pass RC filter with a typical time constant of 15 ms.
 (e) discrete outputs The discrete output interface is designed for "GND/OPEN" signals. Electromechanical non-latching relays are used to achieve optimum isolation between the FCDC and the outside electronics (Ref. Fig. 012) One set of relay contacts is reserved for test purpose.

 ARINC 429 Interface (I/O 1-3 or I/O 2/4)
 Figure 010
 1EFF :  ALL  1  27-95-00 Page 19 
1  1  Feb 01/98
 1  1
 1CES  1

 Block Diagram of Discrete Inputs
 Figure 011
 1EFF :  ALL  1  27-95-00 Page 20 
1  1  Feb 01/98
 1  1
 1CES  1

 Basic Discrete Output Circuit
 Figure 012
 1EFF :  ALL  1  27-95-00 Page 21 
1  1  Feb 01/98
 1  1
 1CES  1

 (2) I/O section 5 The I/O section 5 is designed to meet the requirements of various A/C subsystems. In addition to the types of interfaces implemented in section 1 to 4, analog input signals have to be received and converted by this section. (Ref. Fig. 013) The block diagram shows the organization and data flow in this section. These components are :
 -
ARINC 429 inputs

 -
ARINC 429 outputs

 -
discrete inputs

 -
discrete outputs

 -analog inputs.
 (a)
 ARINC 429 inputs/outputs The implementation of the ARINC 429 input/output channels is identical to the configuration of section 1 to 4.

 (b)
 Analog input interface The block diagram shows the interface with major components: (Ref. Fig. 014)

 -Multiplexer

 -Differential Amplifier

 -Analog/Digital converter.
 The time period for a complete conversion cycle of an input
 signal is approx 35 microsec.

 (c) Discrete inputs/outputs There are only minor differences concerning the discrete input/output interfaces as compared with section 1 to 4. 20 discrete inputs are implemented on 3 hybrid components (2 components of 8 inputs and 1 component of 4 inputs). The discrete input signals are protected by an extra filter module.

 Block Diagram of I/O - Section 5
 Figure 013
 1EFF :  ALL  1  27-95-00 Page 23 
1  1  Feb 01/98
 1  1
 1CES  1

 Block Diagram of Analog Input Interface
 Figure 014
 1EFF :  ALL  1  27-95-00 Page 24 
1  1  Feb 01/98
 1  1
 1CES  1

 E. Input/Output Protections The FCDC contains filtering components for the input/output and supply lines which protect the unit against unlimited destruction or permanent degradation in case of :
 -spurious application of 28VDC or 115VAC signals on ARINC connector pins
 -effect of lightning strikes
 -imported electrical noise. The filters also protect against the exportation of electrical interference from the FCDC to other electronic equipment within the A/C. To achieve this objective, each input/output line is provided with the appropriate components. Particular attention is given to the internal wiring segregation : wiring between the ARINC connector and the different I/O sections.
 6. Operation
_________
 FCDC functions :

 A. Data Concentration Based on data received from ELACS, SECS and various other sources, the FCDC generates and transmits the following digital information to the ECAM system :
 -the position and availability of flight control surfaces

 -failure signals.
 The FCDC commands also the illumination of the lights indicating the
 priority between side sticks. But the side sticks priority logic is
 implemented inside the ELAC and SEC.

 B. Maintenance Functions
 The above information is also transmitted to the Centralized Fault
　
中國航空網(wǎng) www.k6050.com
航空翻譯 www.aviation.cn
本文鏈接地址：A320飛機維護(hù)手冊 AMM FLIGHT CONTROLS 飛行操縱9(103)