ELAC 2/ELAC 1-SEC : Pitch Axis Failure (Discrete)
 Figure 017
 1EFF :  ALL  1  27-94-00 Page 20 
1  1  Feb 01/98
 1  1
 1CES  1

 ELAC 1/SEC : Pitch Axis Failure (Discrete)
 Figure 018
 1EFF :  ALL  1  27-94-00 Page 21 
1  1  Feb 01/98
 1  1
 1CES  1

 SEC 2/SEC 1 : Pitch Axis Failure (Discrete)
 Figure 019
 1EFF :  ALL  1  27-94-00 Page 22 
1  1  Feb 01/98
 1  1
 1CES  1

 SEC 1/SEC 2 : Pitch Axis Failure (Discrete)
 Figure 020
 1EFF :  ALL  1  27-94-00 Page 23 
1  1  Feb 01/98
 1  1
 1CES  1

 LGCIU/SEC (ARINC 429)
 Figure 021
 1EFF :  ALL  1  27-94-00 Page 24 
1  1  Feb 01/98
 1  1
 1CES  1

 SFCC/ELAC-SEC (ARINC 429)
 Figure 022
 1EFF :  ALL  1  27-94-00 Page 25 
1  1  Feb 01/98
 1  1
 1CES  1

 IR/ELAC-SEC (ARINC 429)
 Figure 023
 1EFF :  ALL  1  27-94-00 Page 26 
1  1  Feb 01/98
 1  1
 1CES  1

 ADR/ELAC-SEC (ARINC 429)
 Figure 024
 1EFF :  ALL  1  27-94-00 Page 27 
1  1  Feb 01/98
 1  1
 1CES  1

 (4) Interface with the FCDC. (Ref. Fig. 025) Each SEC COM and MON unit sends to the FCDCs an ARINC 429 data bus
 DG01.
 The main information is :
 - side stick position - surface position - law statics
 - aircraft status
 - maintenance information.
 Each SEC receives from the FCDCs an ARINC 429 data bus (DGI10).
 (5) Interface with the ELACs. (Ref. Fig. 016) Each SEC receives from the two ELACs two ARINC 429 data buses (DGI9 and DGI11). 
R  5. Component Description_____________________ 
R  A. General 
R R  The Spoiler Elevator Computer (SEC) is housed in a 8MCU casing in accordance with the ARINC Standard 600. 
R R R R  General arrangement : - layout (Ref. Fig. 026) The SEC has two channels : the command channel and the monitor channel. 
R R  There is no electrical link between the two channels inside the computer. The COM channel has three boards. 
R  The MON channel has two boards. 
R R R R R R  (1) CPU boards A55 and A70. Plug-in boards, each equipped with four connectors : - one 62-pin connector (P2) - one 98-pin connector (P1) - one 39-pin connector (J1) reserved for tests - one 53-pin connector (J2) linked with memory boards A15 and A30. 
R R R R R  (2) CONTROL LOOP boards A53 and A73. Plug-in boards, each equipped with three connectors : - one 62-pin connector (P2) reserved for the buses and power supply - one 98-pin connector (P1) for the other signals. - one 39-pin connector (J1) reserved for tests. 
R R  (3) SERVO DRIVE board (COM channel only) A50. - Same as control loop boards.

 FCDC/ELAC-SEC (ARINC 429)
 Figure 025
 1EFF :  ALL  1  27-94-00 Page 29 
1  1  Feb 01/98
 1  1
 1CES  1

 SEC Layout
 Figure 026
 1EFF :  ALL  1  27-94-00 Page 30 
1  1  Feb 01/98
 1  1
 1CES  1

R  (4) Memory boards A15 and A30. 
R  Memory boards attached to the face by screws. They are plugged into 
R  boards A55,A70 by means of connector J2. 
R  The boards are guided by brackets on boards A55,A70. 
R  (5) Power supply units A90 and A91, each equipped with a 40-pin 
R  connector. 
R  Each block can move between two slides which evacuate heat by 
R  conduction when the block is pressed down. 
R
 B. Description of the Boards
 (1) CPU board.
 The CPU boar forms the central processing unit of the calculation
 section of the computer. The CPU 186 board comprises the
 microprocessor and associated circuits.
 It has the components below :
　
中國航空網 www.k6050.com
航空翻譯 www.aviation.cn
本文鏈接地址：A320飛機維護手冊 AMM FLIGHT CONTROLS 飛行操縱9(82)